Engineering writing by the people doing the engineering

International Engineering Journal

Software · Systems · Hardware · Embedded
FAILURE MODES
Lead story · EMBEDDED

Your Watchdog Timer Is Probably Lying to You

Most embedded teams enable the watchdog, kick it from a timer interrupt, and call the system resilient. That configuration hides exactly the failures a watchdog exists to catch.

INFRASTRUCTURE

We Cut Our Kubernetes Bill 62% Without Touching Autoscaling

Every cost-optimisation guide starts with the scheduler. Ours started with a spreadsheet of what we were actually requesting versus what we were actually using, and the gap was embarrassing.

SILICON

RISC-V Is Finally Boring, and That's the Whole Point

The interesting phase of an instruction set architecture is the phase where you cannot ship with it. RISC-V has stopped being interesting and started being infrastructure.

Latest

Page 1 of 2
← Newer12Older →

Hardware & Embedded

Closer to the metal
EMBEDDED

Your Watchdog Timer Is Probably Lying to You

Most embedded teams enable the watchdog, kick it from a timer interrupt, and call the system resilient. That configuration hides exactly the failures a watchdog exists to catch.

SILICON

RISC-V Is Finally Boring, and That's the Whole Point

The interesting phase of an instruction set architecture is the phase where you cannot ship with it. RISC-V has stopped being interesting and started being infrastructure.

Software & Systems

Above the register level
INFRASTRUCTURE

We Cut Our Kubernetes Bill 62% Without Touching Autoscaling

Every cost-optimisation guide starts with the scheduler. Ours started with a spreadsheet of what we were actually requesting versus what we were actually using, and the gap was embarrassing.